On the Performance of A Multi-Threaded RISC Architecture

نویسندگان

  • Scott K. Lindsay
  • Bruno R. Preiss
چکیده

Multi-threading is a form of parallel processing in which the processor contains several independent contexts which share a single execution pipeline. We propose a new multi-threaded architecture which differs from previous architectures in that context switches are performed only when the running program cannot execute an instruction in the next cycle. We argue that this strategy can improve pipeline utilization in environments which do not have a large enough number of processes to fully utilize earlier multi-threaded machines.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The Effect of Cache on the Performance of a Multi-Threaded Pipelined RISC Processor

This paper examines the effects of multithreaded pipelining on the CPI (cycles per instruction) of a RISC processor. The desired CPI in a conventional (single-threaded) RISC processor is one instruction per cycle. However, the CPI is typically more than one because of data hazards, control hazards, and resource hazards in the pipeline. A multi-threaded processor performs a context switch betwee...

متن کامل

Microprocessors, Digital Signal Processors and Microcontrollers

1. Microprocessors 1.1. Basic Definitions of Microprocessors 1.2. The Early Days of Microprocessors 1.3. The Era of RISC Microprocessors 1.4. Superscalar Microprocessors 1.5. VLIW Microprocessors 1.6. CISC, RISC, and VLIW Architectures Comparison 1.7. Multi-threaded and Multi-core Microprocessors 1.8. Future Directions for Multi-core Microprocessors 2. Digital Signal Processors 2.1. A Bird’s Ey...

متن کامل

Threaded MPI programming model for the Epiphany RISC array processor

The low-power Adapteva Epiphany RISC array processor offers high computational energy-efficiency and parallel scalability. However, extracting performance with a standard parallel programming model remains a great challenge. We present an effective programming model for the Epiphany architecture basedon theMessagePassing Interface (MPI) standardadapted for coprocessoroffload.UsingMPIexploits th...

متن کامل

The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes

Internet-of-Things end-nodes demand low power processing platforms characterized by heterogeneous dedicated units, controlled by a processor core running concurrent control threads. Such architecture scheme fits one of the main target application domain of the RISC-V instruction set. We present an open-source processing core compliant with RISC-V on the software side and with the popular Pulpin...

متن کامل

Implementing Image Processing Algorithms for the Epiphany Many-Core Coprocessor with Threaded MPI

The Adapteva Epiphany MIMD architecture is a scalable, two-dimensional (2D) array of RISC cores with minimal uncore functionality connected with a fast 2D mesh network on a chip (NoC). We apply a threaded MPI programming model for image processing kernels including a 2D Fast Fourier Transform (FFT) with high-pass filter for edge detection; local operators for Gaussian image smoothing; and a Sob...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1993